EDIS: Guide | FAQ | New | Search | Bibliography | Index | Feedback

One-All

Specifications

Informal

A One-All has two input terminals (a and b) and two output terminals (c and d). After receiving input on one of its input terminals, the One-All produces output on terminal c, after having received input on both its input terminals it produces output on terminal d.

XDI

Schematic diagram for a One-All:

[Zoom|FIG]

XDI state graph for a One-All:

[Zoom|FIG]

Specification in XDI model.

Verdect

DI Algebra

Specification in DI Algebra:

I = {a?, b? }
O = {c!, d! }

OA  = [a? -> c!;OAA
      ,b? -> c!;OAB
      ]
OAA = [b? -> [d! -> OA, else -> CHAOS], else -> CHAOS]
OAB = [a? -> [d! -> OA, else -> CHAOS], else -> CHAOS]

Also available through this link

Properties

XDI Report.

The roles of the input terminals can be interchanged:
ONEALL(a, b; c, d) = ONEALL(b, a; c, d)

Implementations

DI Decompositions

  1. A One-All can be implemented with an enabled Sequencer, two Merge, two Fork, and a Toggle (not equ):


    [Zoom|FIG]

Using Boolean Gates

No information available

Using Transistors

No information available

Generalizations

No information available

Miscellaneous

Conjecture: A One-All cannot be implemented with only Fork, Merge, Decision-Wait, and I-Wire.

References


Last modified at Fri Nov 20 10:11:40 1998
Encyclopaedia of Delay-Insensitive Systems
Copyright © 1995-1998 Tom Verhoeff / Tom.Verhoeff@acm.org