EDIS: Guide | FAQ | New | Search | Bibliography | Index | Feedback

Join

Specifications

Informal

A Join has two input terminals and one output terminal. It waits until input signals on both input terminals arrive, after which it produces a signal on its output terminal.

XDI

Schematic diagram for a Join:


[Zoom|FIG]

XDI state graph for a Join:


[Zoom|FIG]

Specification in XDI model.

Verdect

Specification in Verdect:

define JOIN( a?, b?, c! ) =
       pref *[ (a? || b?); c! ]
end
Also available through this link

DI Algebra

Specification in DI Algebra:

NAME = "Join"
I = {a?, b? }
O = {c!}
J = a?;b?;c!;J

Also available through this link

Properties

XDI Report.

Implementations

DI Decompositions

No information available

Using Boolean Gates

    C-Element

Using Transistors

    No information available.

Generalizations

The Join can be generalized to a k-Join, which waits for k input signals (k>0). A Join is a 2-Join.

Miscellaneous

Miller on Muller...

In Section 2.2.2 of [Ebergen89, pp. 29-30], the Join is referred to as CEL component.

References

[Ebergen89, pp. 29-30]


Last modified at Fri Nov 20 10:11:39 1998
Encyclopaedia of Delay-Insensitive Systems
Copyright © 1995-1998 Tom Verhoeff / Tom.Verhoeff@acm.org