EDIS | Guide | FAQ | New | Search | Bibliography | Index | Feedback | About |
[EDIS Logo]

Delay-Insensitive Systems (incomplete outline)

Desciption of context and some technical details. Components interacting by directed communications. Also mention relationship to: asynchronous circuits, self-timed circuits, quasi-delay-insensitive (QDI) circuits, speed-independent circuits, CSP-like symmetric communication.

Informal definitions

Delay-insensitive systems operate correctly regardless of delays in components and connections. Speed-independent systems operate correctly regardless of delays in components, assuming delays in connections are negligible.

Correctness concerns, composition, refinement, ...

Two-stage approach to design...

Strong and weak points...

Implementing components, Initialization, Testing, Performance, ...

VLSI Programming, Silicon Compilers, ...


Last modified at Mon Oct 26 15:44:46 1998
Encyclopedia of Delay-Insensitive Systems
Copyright © 1995-1998 Tom Verhoeff / Tom.Verhoeff@acm.org
Disclaimer